NCP1080DEG【PDF 7/15 页】IC CONV CTLR POE-PD 13W 20-TSSOP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录45

3页 4页 5页 6页 [7页]8页 9页 10页 11页

NCP1080

http://onsemi.com

Recommended Operating Conditions

Operating conditions define the limits for functional operation and parametric characteristics of the device. Note that the

functionality of the device outside the operating conditions described in this section is not warranted. Operating outside the

recommended operating conditions for extended periods of time may affect device reliability.

All values concerning the DCDC controller, VDDH and VDDL blocks are with respect to ARTN. All others are with respect

to VPORTN

1,2

(unless otherwise noted).

Table 3. OPERATING CONDITIONS

Symbol

Parameter

Min.

Typ.

Max.

Units

Conditions

INPUT SUPPLY

VPORT

Input supply voltage

VPORT = VPORTP

VPORTN

1,2

SIGNATURE DETECTION

Vsignature

Input supply voltage signature detection range

1.4

9.5

Rsignature

Signature resistance (Note 4)

23.75

26.25

Offset_current

I_VportP + I_Rtn

1.8

VPORTP = RTN = 1.4 V

Sleep_current

I_VportP + I_Rtn

VPORTP = RTN = 9.5 V

CLASSIFICATION

Vcl

Input supply voltage classification range

20.5

Iclass0

Class 0: Rclass 10 kW (Note 5)

Iclass0 = I_VportP + I_Rdet

Iclass1

Class 1: Rclass 130 W (Note 5)

Iclass1 = I_VportP + I_Rdet

Iclass2

Class 2: Rclass 69.8 W (Note 5)

Iclass2 = I_VportP + I_Rdet

Iclass3

Class 3: Rclass 44.2 W (Note 5)

Iclass3 = I_VportP + I_Rdet

Iclass4

Class 4: Rclass 30.9 W (Note 5)

Iclass4 = I_VportP + I_Rdet

IDC

class

Internal current consumption during

classification (Note 6)

600

For information only

UVLO

Vuvlo_on

Default turn on voltage (VportP rising)

UVLO pin tied to

VPORTN

1,2

Vuvlo_off

Default turn off voltage (VportP falling)

29.5

UVLO pin tied to

VPORTN

1,2

Vhyst_int

UVLO internal hysteresis

UVLO pin tied to

VPORTN

1,2

Vuvlo_pr

UVLO external programming range

UVLO pin connected to the

resistor divider (R1 & R2).

For information only

Vhyst_ext

UVLO external hysteresis

UVLO pin connected to the

resistor divider (R1 & R2)

Uvlo_Filter

UVLO on/off filter time

4. Test done according to the IEEE802.3af 2 Point Measurement. The minimum probe voltages measured at the PoEPD are 1.4 V and 2.4 V,

and the maximum probe voltages are 8.5 V and 9.5 V.

5. Measured with an external Rdet of 25.5 kW between VPORTP and VPORTN

1,2

, and for 13 V < VPORT < 20.5 V (with VPORT = VPORTP

VPORTN

1,2

). Resistors are assumed to have 1% accuracy.

6. This typical current excludes the current in the Rclass and Rdet external resistors.

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式